Artículo

Pedre, S.; Krajník, T.; Todorovich, E.; Borensztejn, P. "Accelerating embedded image processing for real time: a case study" (2016) Journal of Real-Time Image Processing. 11(2):349-374
Estamos trabajando para incorporar este artículo al repositorio
Consulte el artículo en la página del editor
Consulte la política de Acceso Abierto del editor

Abstract:

Many image processing applications need real-time performance, while having restrictions of size, weight and power consumption. Common solutions, including hardware/software co-designs, are based on Field Programmable Gate Arrays (FPGAs). Their main drawback is long development time. In this work, a co-design methodology for processor-centric embedded systems with hardware acceleration using FPGAs is proposed. The goal of this methodology is to achieve real-time embedded solutions, using hardware acceleration, but achieving development time similar to that of software projects. Well established methodologies, techniques and languages from the software domain—such as Object-Oriented Paradigm design, Unified Modelling Language, and multithreading programming—are applied; and semiautomatic C-to-HDL translation tools and methods are used and compared. The methodology is applied to achieve an embedded implementation of a global vision algorithm for the localization of multiple robots in an e-learning robotic laboratory. The algorithm is specifically developed to work reliably 24/7 and to detect the robot’s positions and headings even in the presence of partial occlusions and varying lighting conditions expectable in a normal classroom. The co-designed implementation of this algorithm processes 1,600 × 1,200 pixel images at a rate of 32 fps with an estimated energy consumption of 17 mJ per frame. It achieves a 16× acceleration and 92 % energy saving, which compares favorably with the most optimized embedded software solutions. This case study shows the usefulness of the proposed methodology for embedded real-time image processing applications. © 2013, Springer-Verlag Berlin Heidelberg.

Registro:

Documento: Artículo
Título:Accelerating embedded image processing for real time: a case study
Autor:Pedre, S.; Krajník, T.; Todorovich, E.; Borensztejn, P.
Filiación:Departamento de Computación, FCEN-UBA, Buenos Aires, Argentina
Czech Technical University in Prague, Prague, Czech Republic
Departamento de Computación y Sistemas, FCE-UNICEN, Tandil, Argentina
Palabras clave:Hardware acceleration; High level modeling; High level synthesis; Methodology for hardware/software co-design in FPGA; Multiple robot localization; Multithreaded programming; Real-time image processing; C (programming language); Computer hardware description languages; Embedded systems; Energy conservation; Energy utilization; Field programmable gate arrays (FPGA); Hardware; Hardware-software codesign; High level synthesis; Industrial robots; Integrated circuit design; Machine design; Modeling languages; Multitasking; Object oriented programming; Program translators; Robot applications; Robot programming; Hardware acceleration; High-level modeling; Multiple robot; Multithreaded programming; Real-time image processing; Image processing
Año:2016
Volumen:11
Número:2
Página de inicio:349
Página de fin:374
DOI: http://dx.doi.org/10.1007/s11554-013-0353-2
Título revista:Journal of Real-Time Image Processing
Título revista abreviado:J. Real-Time Image Process.
ISSN:18618200
Registro:https://bibliotecadigital.exactas.uba.ar/collection/paper/document/paper_18618200_v11_n2_p349_Pedre

Referencias:

  • http://www.altera.com/corporate/news_room/releases/2011/products/nr-soc-fpga.html, Altera.: Altera Introduces SoC FPGAs: Integrating ARM processor system and FPGA into 28-nm single-chip solution. (2011); Arpinen, T., Salminen, E., Hmlinen, T.D., Hnnikinen, M., MARTE profile extension for modeling dynamic power management of embedded systems (2012) J Syst Archit, 58 (5), pp. 209-219
  • Bailey, B., Martin, G., (2010) ESL Models and their Application. Electronic System Level Design and Verification in Practice, , Springer, Berlin
  • http://seminar2.techonline.com/~additionalresources/esd_apr2012/ubme_embeddedmarket2012_full.pdf, Blanza, D., Holland, C.: Embedded market survey. EETimes and Embedded (2012); http://www.vision.caltech.edu/bouguetj/calib_doc/, Bouguet, JY.: Camera calibration toolbox for Matlab. (2008); Brezak, M., Petrović, I., Ivanjko, E., Robust and accurate global vision system for real time tracking of multiple mobile robots (2008) Robot Auton Syst, 56 (3), pp. 213-230
  • Bruce, J., Veloso, M., Fast and accurate vision-based pattern detection and identification (2003) IEEE International Conference on Robotics and Automation, ICRA, IEEE, pp. 1277-1282
  • http://www.esa.int/TEC/Microelectronics/SEMS7EV681F_0.html, ESA European Space Agency VHDL. (2011); http://www.gaisler.com/doc/vhdl2proc.pdf, Gaisler, J.: A structured VHDL design method. In: Fault-Tolerant Microprocessors for Space Applications, Gaisler Research, pp. 41–50, (2004); http://www.gaisler.com/doc/structdes.pdf, Gaisler, J.: A structured VHDL design method. (2011); Gamma, E., Helm, R., Johnson, R., Vlissides, J., (1995) Design Patterns: Elements of Reusable Object-Oriented Software, , Addison-Wesley Longman, Boston
  • Gunay, N., Dadios, E., A robust and accurate color-based global vision recognition of highly dynamic objects in real time (2011) 8th Asian Control Conference (ASCC), IEEE, pp. 90-95
  • Gupta, S., Dutt, N., Gupta, R., Nicolau, A., SPARK: A high-level synthesis framework for applying parallelizing compiler transformations (2003) 16th Intl. Conf. on VLSI Design, IEEE, pp. 461-467
  • Happe, M., Lubbers, E., Platzner, M., A self-adaptive heterogeneous multi-core architecture for embedded real-time video object tracking (2011) J. Real-Time Image Process, pp. 1-16
  • http://www.jacquardcomputing.com/roccc/, Jacquard ROCCC 2.0. (2011); Keskin, O., Uyar, E., A framework for multi robot guidance control (2009) Holonic and Multi-Agent Systems for Manufacturing, Lecture Notes in Computer Science, vol. 5696, Springer, Berlin, pp. 315-323
  • Klančar, G., Kristan, M., Kovačič, S., Orqueda, O., Robust and efficient vision system for group of cooperating mobile robots with application to soccer robots (2004) ISA Trans, 43 (3), pp. 329-342
  • Klančar, G., Matko, D., Blažič, S., Wheeled mobile robots control in a linear platoon (2009) J. Intell. Robot. Syst, 54, pp. 709-731
  • Kulich, M., Chudoba, J., Kosnar, K., Krajnik, T., Faigl, J., Preucil, L., SyRoTek—distance teaching of mobile robotics (2013) IEEE Trans Educ, 56 (1), pp. 18-23
  • http://www.mentor.com/esl/catapult/overview, Mentor-Graphics CatapultC. (2011); Michael, N., Mellinger, D., Lindsey, Q., Kumar, V., The GRASP multiple micro UAV testbed (2010) IEEE Robotics and Automation Magazine
  • Mischkalla, F., He, D., Mueller, W., Closing the gap between UML-based modeling, simulation and synthesis of combined HW/SW systems (2010) Design, Automation Test in Europe Conference Exhibition (DATE), 2010, pp. 1201-1206
  • Mueller, W., Rosti, A., Bocchio, S., Riccobene, E., Scandurra, P., Dehaene, W., Vanderperren, Y., Ku, L., UML for ESL design—Basic principles, tools, and applications (2006) IEEE/ACM International Conference on Computer Aided Design, pp. 73-80
  • http://www.nallatech.com/Development-Tools/dime-c.html, Nallatech: DIME-C. (2011); http://www.nvidia.com, NVIDIA: CUDA: Parallel Programming. (2012); http://www.omg.org/spec/SoCP/1.0.1/, OMG UML Profile for System on a Chip (SoC) Version 1.0.1 - formal/06-08-01. (2006); http://www.omg.org/spec/SysML/1.2/, OMG.: Systems modeling language (SysML) Version 1.2 - formal/2010-06-01. (2010); http://www.omg.org/spec/MARTE/1.1/, OMG UML Profile for MARTE: Modeling and analysis of real-time embedded systems Version 1.1 - formal/2011-06-02. (2011); Pedre, S., Krajník, T., Todorovich, E., Borensztejn, P., Hardware/software co-design for real time embedded image processing: A case study (2012) Alvarez, L., Mejai,l M., Gomez, L., Jacobo J. (eds): Progress in Pattern Recognition, Image Analysis, Computer Vision, and Applications, Lecture Notes in Computer Science, vol 7441, Springer Berlin Heidelberg, pp. 599-606
  • Pedre, S., Krajník, T., Todorovich, E., Borensztejn, P., A co-design methodology for processor-centric embedded systems with hardware acceleration using FPGA (2012) IEEE 8th Southern Programmable Logic Conference, IEEE, Brazil, pp. 7-14
  • Quadri, I.R., Gamati, A., Boulet, P., Meftali, S., Dekeyser, J.L., Expressing embedded systems configurations at high abstraction levels with UML MARTE profile: Advantages, limitations and alternatives (2012) J Syst Archit, 58 (5), pp. 178-194
  • Rao, R., Taylor, C., Kumar, V., Experiments in robot control from uncalibrated overhead imagery (2006) Ang, J., Marcelo, H., Khatib, O. (eds): Experimental Robotics IX, Springer Tracts in Advanced Robotics, vol 21, Springer Berlin Heidelberg, pp. 491-500
  • Riccobene, E., Scandurra, P., Weaving executability into UML class models at PIM level (2009) First European Workshop on Behaviour Modelling in Model Driven Architecture (BM-MDA), CTIT Workshop Proceedings Series, Enschede, The Netherlands, pp. 10-28
  • Riccobene, E., Scandurra, P., Rosti, A., Bocchio, S., A SoC design methodology involving a UML 2.0 profile for SystemC (2005) Proceedings of the Conference on Design, Automation and Test in Europe, vol. 2, IEEE Computer Society, Washington, DC, USA, DATE 2005, pp. 704-709
  • Riccobene, E., Scandurra, P., Rosti, A., Bocchio, S., A model-driven design environment for embedded systems (2006) Proceedings of the 43rd Annual Design Automation Conference, ACM, New York, NY, USA, DAC ’06, pp. 915-918
  • Rodriguez-Gomez, R., Fernandez-Sanchez, E., Diaz, J., Ros, E., Codebook hardware implementation on FPGA for background subtraction (2012) J. Real-Time Image Process, pp. 1-15
  • Santarini, M., Zynq-7000 EPP sets stage for new era of innovations (2011) Xcell J, 75, pp. 8-13
  • Silva-Filho, A.G., et al.: An ESL approach for energy consumption analysis of cache memories in SoC platforms (2011) Int. J. Reconfigurable Comput, 2011, pp. 1-12
  • http://www.sparxsystems.com/products/ea/, Sparx Systems (2011) Visual modelling platform; Steggles, P., Gschwind, S., The UBISENSE smart space platform (2005) Third International Conference on Pervasive Computing
  • Technology, B.D., The AutoESL Auto Pilot High-Level Synthesis. Tool. Tech (2010) Rep
  • Thrun, S., Burgard, W., Fox, D., (2005) Probabilistic Robotics (Intelligent Robotics and Autonomous Agents), , The MIT Press, Cambridge
  • Vidal, J., de Lamotte, F., Gogniat, G., Soulard, P., Diguet, J.P., A co-design approach for embedded system modeling and code generation with UML and MARTE (2009) Proceedings of the Conference on Design, Automation and Test in Europe, European Design and Automation Association, 3001 Leuven, Belgium, DATE ’09, pp. 226-231
  • Virginia, A.J., An empirical comparison of ANSI-C to VHDL compilers : SPARK, RORCC and DWARV (2007) Annual Workshop on Circuits Systems and Signal Processing ProRISC, pp. 388-394
  • http://www.xilinx.com/tools/platform.htm, Xilinx Platform studio and the embedded development kit (EDK). (2011a); http://press.xilinx.com/index.php?s=34135&item=18, Xilinx Xilinx introduces Zynq-7000 family, industry’s first extensible processing platform. (2011b); http://www.xilinx.com/products/design-tools/vivado/index.htm, Xilinx Vivado design suite. (2012); Yankova, Y., Kuzmanov, G., Bertels, K., Gaydadjiev, G., Lu, Y., Vassiliadis, S., DWARV: Delftworkbench automated reconfigurable VHDL generator (2007) Intl Conf on Field Programmable Logic and Applications, IEEE, pp. 697-701
  • Zhang, Z., Flexible camera calibration by viewing a plane from unknown orientations (1999) The Proceedings of the Seventh IEEE International Conference on Computer Vision, vol. 1, pp. 666-673

Citas:

---------- APA ----------
Pedre, S., Krajník, T., Todorovich, E. & Borensztejn, P. (2016) . Accelerating embedded image processing for real time: a case study. Journal of Real-Time Image Processing, 11(2), 349-374.
http://dx.doi.org/10.1007/s11554-013-0353-2
---------- CHICAGO ----------
Pedre, S., Krajník, T., Todorovich, E., Borensztejn, P. "Accelerating embedded image processing for real time: a case study" . Journal of Real-Time Image Processing 11, no. 2 (2016) : 349-374.
http://dx.doi.org/10.1007/s11554-013-0353-2
---------- MLA ----------
Pedre, S., Krajník, T., Todorovich, E., Borensztejn, P. "Accelerating embedded image processing for real time: a case study" . Journal of Real-Time Image Processing, vol. 11, no. 2, 2016, pp. 349-374.
http://dx.doi.org/10.1007/s11554-013-0353-2
---------- VANCOUVER ----------
Pedre, S., Krajník, T., Todorovich, E., Borensztejn, P. Accelerating embedded image processing for real time: a case study. J. Real-Time Image Process. 2016;11(2):349-374.
http://dx.doi.org/10.1007/s11554-013-0353-2