Registro:

Referencias:

• Dutta, S., Jensen, R., Rieckmann, A., Viper: A multiprocessor SOC for advanced set-top box and digital TV systems (2001) IEEE des Test Comput, 18 (5), pp. 21-31
• Stravers, P., Hoogerbrugge, J., Homogeneous multiprocessing and the future of silicon design paradigms (2001) International Symposium on VLSI Technology, Systems, and Applications (VLSI-TAS), pp. 184-187
• Adiletta, M., Rosenbluth, M., Bernstein, D., Wolrich, G., Wilkinson, H., The next generation of Intel IXP network processors (2002) INTEL Technology Journal, 6. , Intel Communications Group, Intel Corporation, Aug. 2002
• Moonen, A., Van Den Berg, R., Bekooij, M., Bhullar, H., Van Meerbergen, J., A multi-core architecture for in-car digital entertainment (2005) Proceedings of the GSPx Conference
• Clements, P.C., Northrop, L., (2001) Software Product Lines: Practices and Patterns, , Addison-Wesley, Reading
• Meyer, M.H., Lehnerd, A.P., (1997) The Power of Product Platforms: Building Value and Cost Leadership, , Free Press, New York
• Paulin, P.G., Pilkington, C., Langevin, M., Bensoudane, E., Nicolescu, G., Parallel programming models for a multi-processor soc platform applied to high-speed traffic management (2004) CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, pp. 48-53. , ACM Press, New York
• Cornea, R., Dutt, N., Gupta, R., Krueger, I., Nicolau, A., Schmidt, D., Shukla, S., Forge: A framework for optimization of distributed embedded systems software (2003) IPDPS '03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p. 2081. , IEEE Computer Society, Washington
• Cesario, W., Baghdadi, A., Gauthier, L., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Diaz-Nava, M., Component-based design approach for multicore socs (2002) DAC '02: Proceedings of the 39th Conference on Design Automation, pp. 789-794. , ACM Press, New York
• Jalabert, A., Murali, S., Benini, L., Micheli, G.D., Pipescompiler: A tool for instantiating application specific networks on chip (2004) DATE, pp. 884-889
• Sangiovanni-Vincentelli, A., Defining platform-based design (2002) EEdesign, EETimes
• Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A., Metropolis: An integrated electronic system design environment (2003) Computer, 36 (4), pp. 45-52
• Theelen, B.D., Florescu, O., Geilen, M., Huang, J., Van Der Putten, P., Voeten, J., Software/hardware engineering with the parallel object-oriented specification language (2007) 5th ACM & IEEE International Conference on Formal Methods and Models for Co-design (MEMOCODE 2007), pp. 139-148. , May 30-June 1st, Nice, France, 2007
• Tibboel, W., Reyes, V., Klompstra, M., Alders, D., System-level design flow based on a functional reference for hw and sw (2007) DAC '07: Proceedings of the 44th Annual Conference on Design Automation, pp. 23-28. , ACM Press, New York
• Van Der Wolf, P., De Kock, E., Henriksson, T., Kruijtzer, W., Essink, G., Design and programming of embedded multiprocessors: An interface-centric approach (2004) CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, pp. 206-217. , ACM Press, New York
• Reyes, V., Kruijtzer, W., Bautista, T., Alkadi, G., Núvez, A., A unified system-level modeling and simulation environment for mpsoc design: Mpeg-4 decoder case study (2006) DATE '06: Proceedings of the Conference on Design, Automation and Test in Europe, 3001 Leuven, Belgium, Belgium: European Design and Automation Association, pp. 474-479
• Thiele, L., Chakraborty, S., Gries, M., Kinzli, S., (2002) Design Space Exploration of Network Processor Architectures, , HPCA Workshop, February 2002
• Gries, M., Kulkarni, C., Sauer, C., Keutzer, K., Comparing analytical modeling with simulation for network processors: A case study (2003) DATE
• Goossens, K., Dielissen, J., Gangwal, O.P., Pestana, S.G., Radulescu, A., Rijpkema, E., A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification (2005) Proceedings -Design, Automation and Test in Europe, DATE '05, II, pp. 1182-1187. , DOI 10.1109/DATE.2005.11, 1395754, Proceedings - Design, Automation and Test in Europe, DATE '05
• Kumar, A., Hansson, A., Huisken, J., Corporaal, H., Interactive presentation: An fpga design flow for reconfigurable network-based multi-processor systems on chip (2007) DATE '07: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 117-122. , ACM Press, New York
• Assayad, I., Bertin, V., Defaut, F.-X., Gerner, P., Quévreux, O., Yovine, S., JAHUEL: A formal framework for software synthesis (2005) ICFEM'05
• Assayad, I., Yovine, S., System platform simulation model applied to multiprocessor video encoding (2006) IEEE Symposium on Industrial Embedded Systems
• Assayad, I., Yovine, S., P-Ware: A precise and scalable component-based simulation tool for embedded multiprocessor industrial applications (2007) EUROMICRO DSD
• Assayad, I., Yovine, S., Compositional constraints generation for concurrent real time loops with interdependent iterations (2005) I2CS'05. LNCS, , Springer, Berlin
• Assayad, I., Yovine, S., Modelling and exploration environment for application specific multiprocessor systems (2007) HASE '07. IEEE CS, pp. 433-434. , Washington
• Assayad, I., Gerner, P., Yovine, S., Bertin, V., Modelling, analysis and implementation of an on-line video encoder (2005) DFMA'05. IEEE Computer Society, , Washington
• (1995), Requirements for ip version 4 routers, United States, June; http://www.intel.com/design/network/manuals/278882.htm, IXP2800, Network processor hardware reference manual

Citas:

---------- APA ----------

---------- CHICAGO ----------

---------- MLA ----------

---------- VANCOUVER ----------