This work is devoted to present the design and implementation of Alfa-1, a simulated computer with educational purposes. The DEVS formalism was used to attack the complexity of the design, allowing the definition of individual components that can be lately integrated into a modelling hierarchy. The tool is designed for the use in Computer Architecture and Organization courses. Its goal is allowing the students to acquire some practice in the design and implementation of hardware components by using simulation.
Documento: | Artículo |
Título: | Using the DEVS paradigm to implement a simulated processor |
Autor: | Daicz, S.; Tróccoli, A.; Zlotnik, S.; Wainer, G. |
Filiación: | Departamento de Computación, Facultad de Ciencias Exactas y Naturales, Universidad de Buenos Aires, Pabellón I - Ciudad Universitaria, Buenos Aires (1428), Argentina |
Palabras clave: | Algorithms; Computer aided instruction; Computer architecture; Computer simulation; Mathematical models; Students; Discrete event systems specification; Inter level interaction; Transition junction; Computer aided software engineering |
Año: | 2000 |
Página de inicio: | 58 |
Página de fin: | 65 |
DOI: | http://dx.doi.org/10.1109/SIMSYM.2000.844901 |
Título revista: | Proceedings of the IEEE Annual Simulation Symposium |
Título revista abreviado: | Proc IEEE Annu Simul Symp |
ISSN: | 02724715 |
Registro: | https://bibliotecadigital.exactas.uba.ar/collection/paper/document/paper_02724715_v_n_p58_Daicz |